

IN THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing Of Claims:

Please amend the claims as follows:

Claims 1-14 (~~Canceled~~)

✓ 15. (New) A pattern correcting method of a mask for manufacturing a semiconductor device comprising:

extracting a correction portion to be corrected from a mask pattern on the mask;

22 obtaining a ^{space width} surrounding environment of the correction portion; and

28 giving a ^{line width given to overlapped portion} variable correction amount to the correction portion in accordance with the surrounding environment.

✓ 16. (New) The pattern correcting method according to claim 15, wherein the correction portion is an overlapped portion where a line portion overlaps a contact portion.

✓ 17. (New) The pattern correcting method according to claim 15, wherein the correction portion is an end portion of a line portion, said line portion overlapping a transistor portion and a portion other than the transistor portion, said end portion being on the portion other than the transistor portion.

AI
FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

18. (New) The pattern correcting method according to claim 15, wherein the correction portion is a corner portion of a transistor portion.

19. (New) The pattern correcting method according to claim 15, wherein the correction portion is a contact hole portion.

20. (New) The pattern correcting method according to claim 15, wherein the correction portion is a contact portion between a via and a line portion.

21. (New) The pattern correcting method according to claim 15, wherein the correction portion is a field portion sandwiched between a first transistor portion and a second transistor portion.

22. (New) The pattern correcting method according to claim 16, wherein the surrounding environment of the correction portion is a space width between the line portion and another line portion.

23. (New) The pattern correcting method according to claim 17, wherein the surrounding environment of the correction portion is the area of the end portion.

24. (New) The pattern correcting method according to claim 18, wherein the surrounding environment of the correction portion is the distance between the corner

portion and a line portion overlapping the transistor portion and a portion other than the transistor portion.

25. (New) The pattern correcting method according to claim 19, wherein the surrounding environment of the correction portion is the difference between the depth of a contact hole correspondence to the contact hole portion and that of another contact hole.

26. (New) The pattern correcting method according to claim 20, wherein the surrounding environment of the correction portion is the distance between the contact portion and the end of the line portion closer to the contact portion.

27. (New) The pattern correcting method according to claim 21, wherein the surrounding environment of the correction portion is the width of the field portion sandwiched between the first transistor portion and the second transistor portion.

28. (New) The pattern correcting method according to claim 22, wherein the variable correction amount is a line width given to the overlapped portion, and the line width is increased by an integral multiple of a design grid width in accordance with the space width.

29. (New) The pattern correcting method according to claim 28, wherein the line width is further increased by half the design grid width and/or an alignment margin.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

30. (New) The pattern correcting method according to claim 23, wherein the variable correction amount is a fringe amount to be added to the end portion, and the fringe amount is increased by an integral multiple of a design grid width in accordance with the area of the end portion.

31. (New) The pattern correcting method according to claim 30, wherein the fringe amount is further increased by half the design grid width and/or an alignment margin.

32. (New) The pattern correcting method according to claim 24, wherein the variable correction amount is a presence/non-presence of a notch formed in the corner portion, and whether the notch is formed or not is determined in accordance with the distance between the corner portion and the line portion.

33. (New) The pattern correcting method according to claim 32, wherein the distance between the corner portion and the line portion is reduced by an alignment margin.

34. (New) The pattern correcting method according to claim 25, wherein the variable correction amount is a bias amount added to the contact hole portion, and the bias amount is increased by an integral multiple of a design grid width in accordance

21
FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

with the difference between the depth of the contact hole correspondence to the contact portion and that of said another contact hole.

35. (New) The pattern correcting method according to claim 34, wherein the bias amount is further increased half the design grid width.

36. (New) The pattern correcting method according to claim 34, wherein the difference between the depth of the contact hole correspondence to the contact hole portion and that of said another contact hole is the thickness of a gate.

37. (New) The pattern correcting method according to claim 25, wherein the variable correction amount is a bias amount added to the contact hole, and the bias amount is increased by an integral multiple of a design grid width in accordance with the difference between the depth of the contact hole correspondence to the contact hole portion and that of said another contact hole.

38. (New) The pattern correcting method according to claim 37, wherein the bias amount is further increased by half the design grid width.

39. (New) The pattern correcting method according to claim 37, wherein the difference between the depth of the contact hole correspondence to the contact hole portion and that of said another contact hole is the thickness of a gate.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER LLP

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com

40. (New) The pattern correcting method according to claim 26, wherein the variable correction amount is a fringe amount added to the contact portion, and the fringe amount is increased by an integral multiple of a design grid width in accordance with the distance between the contact portion and the line portion.

41. (New) The pattern correcting method according to claim 40, wherein the fringe amount is increased by half the design grid width and/or an alignment margin.

42. (New) The pattern correcting method according to claim 27, wherein the first transistor portion includes a first contact portion, and the second transistor portion includes a second contact portion;

a fringe amount of the first contact portion and that of the second contact portion are enlarged by a minimum design rule; and

the variable correction amount corresponds to the width added to the field portion sandwiched between the first transistor portion and the second transistor portion, and the width is increased by an integral multiple of a design grid width in accordance with the enlarged first and second contact portions.

FINNEGAN
HENDERSON
FARABOW
GARRETT &
DUNNER ^{LLP}

1300 I Street, NW
Washington, DC 20005
202.408.4000
Fax 202.408.4400
www.finnegan.com